

TOSHIBA MOS TYPE DIGITAL INTEGRATED CIRCUIT TMP4310AP TMP4315BP TMP4320AP TMP4300C Silicon Monolithic N-Channel Silicon Gate Depression Load

### GENERAL DESCRIPTION

TLCS-43 is a complete single chip micro computer series having an internal 4 bit parallel processing function which is suitable for controller applications.

It contains ROM (read only memory) which stores the control programs and the fixed data, RAM (read/write memory) which temporarily stores various data nd a plural number of input/output ports.

In order to provide for a variety of applications the TLCS-43 provides short instruction execution time, multiple subroutine nesting, and flexible input/output ports.

By combining index instructions with processing instructions, the same instruction can be executed for all the registers and all the input/output ports enabling highly efficient programes to be written.

In TLCS-43, there are three versions, TMP4310AP, TMP4315BP and TMP4320AP each of which has different memory capacity and different number of input/ output lines, so that the optimum version for a specific application can be selected. Furthermore, TMP4300C is available as the evaluator chip.



TECHNICAL DATA

# FEATURES

- o TMP4310AP 1024 x 8 ROM 48 x 4 RAM 22 I/O Lines
- o TMP4315BP 1536 x 8 ROM 64 x 8 RAM 35 I/O Lines
- o TMP4320AP 2048 x 8 ROM 128 x 4 RAM 35 I/O Lines
- o TMP4300C Evaluator Chip for TLCS-43

 TMP4310AP
 TMP4315BP

 TMP4320AP
 TMP4300C

- o 35 Basic instructions
  - 31 Processing Instructions
  - 4 Index Instructions
- o 4 Level Subroutine Nesting
- o Single Level External Interrupt
- o 4 µs Instruction Executuion Time
- o Single 5V Supply
- o ROM Data Readout Instructions
- o LED Direct Drive Capability
  (Except TMP4315BP)

 TMP4310AP
 TMP4315BP

 TMP4320AP
 TMP4300C

Toshiba

TECHNICAL DATA

# TABLE OF FEATURES

Feature	TMP4310AP	TMP4315BP	TMP4320AP	TMP4300C
ROM Capacity	1,024 Words	1,536 Words	2,048 Words	External connection 2,048 Words
	x 8 Bits	x 8 Bits	x 8 Bits	x 8 Bits
RAM Capacity	48 Words	64 Words	128 Words	128 Words
	x 4 Bits	x 4 Bits	x 4 Bits	x 4 Bits
	1 Port	3 Port	3 Port	3 Ports
Input Port	(4 Bits)	(12 Bits)	(12 Bits)	(12 Bits)
	2 Port	4 Port	4 Port	3 Port
Output Port	(8 Bits)	(15 Bits)	(15 Bits)	(12 Bits)
	3 Port	2 Port	2 Port	3 Port
Input/Output Port	(10 Bits)	(8 Bits)	(8 Bits)	(ll Bits)
Subroutine Nesting Level		4 Levels (includ	ing interrupt)	
Interrupt Level		l Level		
Nunber of Instructions	3	5 Basic Instruct	ions	
Execution Time of Basic Instruction		4 μS (1 Cycle In	struction), 8	μS (2 Cycle Instruction)
Input/Output Level		TTL Compatible		
Power Supply		5V ± 10 %		
Power Dissipation	200mW (TYP.)	200mW (TYP.)	200mW (TYP.)	350mW (TYP.)
Operating Ambient Temp.		10°C to 70°C		
Package	28 Pin Plastic DIP	42 Pin Plastic DIP	42 Pin Plastic DIP	64 Pin Ceramic DIP
Process	N-Channel E/D MOS			



TECHNICAL DATA

PIN CONNECTIONS Top View (TMP4310AP) 2.8 IN O<sub>0</sub> 1 ⊐ v<sub>DD</sub> 27 h XIN IN 01 2 IN 02 TEST 3 26  $10 1_0$ IN 03 4 25 D 10 11 OT 00 [ 5 24 IO 12 от 0₁ □ 6 23

OT	02	L	1	22	μ	IO 1 <sub>3</sub>
OT	03		8	21		IO 0 <sub>0</sub>
10	20		9	20	Þ	$IO O_1$
10	$2_1$		10	19	þ	IO $0_2$
OT	$1_0$		11	18	þ	$\text{IO } 0_3$
OT	$1_1$		12	17	þ	INT
OT	12		13	16		RST
GNE	)		14	15	$\square$	OT 1 <sub>3</sub>



TMP4310AP TMP4320AP TMP4315BP TMP4300C

(TMP4300C) 1 64 NC GND RST INT 2 63 XIN 3 62 ID  $\square$ IO 22 X<sub>OUT</sub> 61 4 5 60 IO 21  $10 \ 0_3 \square$ IO 20 IO  $0_2$ 59 6 IO 01 7 58 NC IO 00 57 D OT 03 8 IO 130 9 0T 02 56 IO  $1_2 \square_{10}$ OT 01 55 OT 00 I7 **H**11 54 OT 23 I<sub>6</sub>  $\square_{12}$ 53 OT 22 L5 113 52 51 D OT 2, I<sub>L</sub> I3 [15 50 🗖 OT 20 49 🗖 OT 13 I2 16 1, d OT 12 17 48 I0 018 47 OT 1, 10 1 1 19 46 OT 10  $10 \quad 1_0^1 \quad 20$ 45 🗖 IN 03 44 IN 23221 IN 0<sub>2</sub> 43 IN  $0_1$ IN 2222 IN 2123 42 🗖 IN O<sub>0</sub> IN 20024 41 CLK 1 IN 130 25 An 40 IN 12 26 39 Al 38 A<sub>2</sub> IN 1 27 IN 10<sup>28</sup> 37 A<sub>3</sub> A10 29 36  $\Box$ Aμ A9 30 35 A 5 A<sub>8</sub>  $\square$  <sup>31</sup> 34 A6 32 331 VDD A7

 TMP4310AP
 TMP4315BP

 TMP4320AP
 TMP4300C



TECHNICAL DATA

# PIN NAMES & PIN DESCRIPTION

Pin Name	Input/ output	Function		4315/ 4320	4300
INO0-INO3	Input	4-bit Input Port INO	0	0	0
IN10-IN13	Input	4-bit Input Port [N]		0	0
IN20-IN23	Input	4-bit Input Port IN2		0	0
ОТОо-ОТОЗ	Output	4-bit Output Port OTO	0	0	0
OT10-OT13	Output	4-bit Output Port OT1			
		Large sink current(IOLTYP=20mA,VOL=2V) is possible in TMP4310AP/20AP/00C.	0	0	0
ОТ20-ОТ23	Output	4-bit Output Port OT2			
		Large sink current(IOL TYP=20mA,VOL=2V) is possible in TMP4320AP/00C.		0	0
OT30-OT32	Output	3-bit Output Port OT3			
		IO2o-IO22 of TMP4300C are available in evaluation.			
1000-1003	Input/ Output	4-bit Input/Output Port IOO	0	0	0
I01o-I013	Input/ Output	4-bit Input/Output Port IO1	0	0	0
1020-1022	Input/	3-bit Input/Output Port IO2	$\bigcirc$		
	Output	2-bit Port (IO2o-IO21) in TMP4310AP	0		0
RST	Input	Initialize Signal Input			
		The initialize operation is performed by placing RST terminal at low level for more than four clock cycles.	0	0	0
INT	Input	Interrupt Request Signal Input The interrut request is accepted by placing INT terminal at low level for more than our clock cycles. The repetetive interrupt should be requested, after keeping INT terminal at high level for two clock cycles or more.	0	0	0
TEST (Note 1)	Input	LSI Test Signal Input TEST should be always kept at high level (open or connect an oscillation resistance in TMP4310AP) except in LSI test mode.	0	0	

Toshiba

TECHNICAL DATA

TMP4315BP TMP4300C

XIN	Input	Basic Clock Terminal			
(Note 1)		XIN is used as an external clock input pin, or a oscillator connection pin.	0	0	0
XOUT	Output	Basic Clock Terminal			
		XOUT is used as a oscillator connection pin.		0	$\bigcirc$
Ao-A <sub>10</sub>	Output	ROM Address Output (MSB:A <sub>10</sub> ,LSB:Ao)			$\bigcirc$
Io-17	Input	ROM Data Input (MSB:17,LSB:I0)			0
CLK1	Output	Internal Clock Output			$\bigcirc$
ID	Input	Interrupt Operation Inhobit Input ID is a dedicated terminal only for TDS400/43, and should be always kept at low level except in TDS400/ 43.	_		0
V <sub>DD</sub>		+5V (Power Supply)	0	0	0
GND		OV (Power Supply)	0	0	0

- Note 1 The basic clock of TMP4310AP
  - o Internal oscillation (with resistance externally installed between  $X_{\rm TN}$  and  $\overline{\rm TEST}$ ) and external clock supply can be available.
  - o TEST terminal should be kept open when the basic clock is supplied by an external oscillator circuit.







IN  $0_{0-3}$ IN 10-3 IN 20-3 BLOCK DIAGRAM (TMP4315BP/TMP4320AP) X<sub>IN</sub> EST RST INT XoU IL S2BUS Timing Π 11 U Generator S A D A M A (TG) Instruction Decoder (IDC) J 10 LR RAM ROM 64/128 Words 1536/2048 x4 Bits Words x8 Bits PC ΗR S T K ⇒ DC 1 r A C ST GIMF С AĽM D BUS T TI Π Π Π S<sub>1</sub>BUS OT 0 OT 1 OT 2 OT 3 IO 0 IO 1 30-2 IO  $1_{0-3_1}^{<}$ IO 0 0-3< ĩ 2 6-34 10-GND OT 00 $v_{\mathrm{DD}}$ OT τo Ъ





TECHNICAL DATA

FUNCTIONAL DESCRIPTION

[Block Description]

For all registers and I/O ports, MSB is the High order bit and LSB is the Low order bit.

1. Arithmetic and Logical Unit (ALU)

The ALU is the central 4 bit parallel processing function of the TLCS-43.  $S_1$  and  $S_2$  are the two 4 bit input words and C is the carry input from some previous calculation. The ALU processed these and outputs one 4 bit result (D) and a carry bit.

2. Accumulator (AC)

The accumulator is a four bit register, which stores the data for arithmetic and logical operations. In addition the accumulator is also used to store the results of arithmetic and logical calculations.

3. Status Register (ST)

The status register is a four bit register which contains fields to represent the carry flag (C), branch condidtion flag (F), interrupt flag (IM) and general purpose flag (G).

1) C

ST MSB 3 2 1 0 LSB G IM F C

Bit O of the status register is called C flag and used to indicate Carry (or Borrow) during arithmetic operation with multiple number of digits.

2) F

Bit 1 of the status register is called F flag and set or reset according to the result of logical operation or arithmetic operation just executed. And this bit is referred to during execution of conditional branch instruction in a program.



3) IM

Bit 2 of the status register is the interrupt flag called IM flag which is set or reset by program. IM flag being "1" indicates the interrupt enabled condition and IM flag is cleared to "0" as soon as an interrupt routine is initiated. This is also cleared to "0" by the initialize operation.

4) G

Bit 3 of the status register is called G flag and this one bit flag is used generally by programs.

4. L Register (LR)

L Register (lower address register) is a four bit register which indicates the lower order 4 bits of RAM address and is used in conjunction with H Register for addressing RAM.

5. H Register (HR)

H Register (Higher address register) is a two bit or three bit register which indicates the higher order two or three bits of RAM address, and used in conjunction with L Register for addressing RAM.

When a program reads, the undefined higher order two bits (bit 3 and bit 2) or one bit (bit 3) are always processed to be zero.

(TMP4310AP/TMP4315BP)			
M	SB 1	O LSB	
HR			

(TMP4320AP/TMP4300C)			
MSB 2	1	0 LSB	
HR			

,

6. Input Port (INO, IN1, 1N2)

All of INO, IN1 and IN2 ports are the dedicated input ports having four bit configuration and read the data sent from outside. The input ports are non-latch type ports. Toshiba INTEGRATEDCIRCUIT

TMP4310APTMP4315BPTMP4320APTMP4300C





7. Output Port (OTO, OT1, OT2, OT3) OTO,OT1 and OT2 have four bit configuration and OT3 has three bit configuration, all of which are the dedicated output ports. The content of each port is output to outside and retained until replaced with new data. And the content of a port can read by program. In this case the undefined bit 3 of OT3 port is always processed,tobe zero. All the bits of all the output ports are set to "1" by the initialize operation.



8. Input/Output Port (I00, I01, I02)

100 and 101 have four bit configuration and 102 has two or three bit configuration, all of which are the input/output ports.

The content of each port is output to outside and retained until replaced with new data. It can also input data from outside. However, the output data must be set to "1" whenever the input operation is performed.

Whenver no data is input from outside, the output data to outside can be read by program. When the output data is read, undefined bit 3 and bit 2 of IO2 port are always processed to be zero.



All bits of the output data are set to "1" by the initialize operation.



9. Program Counter (PC)

The program counter is 11 bit counter which addresses the program stored in ROM (refer to (Note) in the ROM paragraph.)

While the normal instructions are executed, the program counter is incremented by word length of instruction just excuted. However, for branch instructions, subroutine call and interrupt operation, the counter is set to the values designated by the instructions. The counter is reset to "0" by the initialize operation.

10. Stack

The stack is a group of 4 words x ll bits registers including the data counter.

The stack is used as the save area of the program counter during subroutine call and interrupt operation. If it is already occupied up to level 2, the data counter becomes to be the stack area of level 3.

11. Data Counter (DC)

The data counter is an 11 bit counter which addresses fixed data stored in ROM (refer to (Note) in the ROM paragraph.)

The content of the data counter can be set by program. The data counter is also used as the deepest stack level (level 3) and when nesting has been done up to level 2, if further nesting is performed, the content as the data counter is destroyed.

TMP4310AP TMP4320AP TMP4315BP TMP4300C



TECHNICAL DATA

And when the data counter is being used as stack level 3, if setting operation is performed to the data counter, the content as stack level 3 is destroyed.

12. Read Only Memory (ROM)

The read only memory (ROM) can also store fixed data as well as programs which are required by users.

ROM has a maximum capacity of 2,048 words x 8 bits and is independently addressed by the program counter which addresses the storage area for programs and by the data counter which addresses the storage area for fixed data.

For storing programs the ROM is processed as 8 bit words but for fixed data, 8 bit word is divided into the higher order 4 bits and the lower order 4 bits, namely divided to two 4 bit words of ROM<sub>H</sub> and ROM<sub>L</sub>.



(TMP4310AP).... N=1,023 (TMP4315BP).... N=1,535 (TMP4320AP)... N=2,047

(Note) In the case of TMP4310AP, both of the program counter (PC) and the data counter (DC) are 11 bit counters, and if bit 10 is "1", any contents of ROM are not accessed.



TMP4315BP. TMP4300C

13. Read/Write Memory (RAM)

The read/write memory (RAM) can be used as the working area for data processing.

RAM has the maximum configuration of 128 words x 4 bits and is addressed by H Register which designates a page and L Register which designates an address in a page.

In addition to the above, another addressing method of RAM is to access an address in page 0 using the index instructions (M instructions) which will be explained later. This method is effective to save the contents of registers on the interrupt operation. The configuration of each version is as follows.

(TMP4310AP)





 TMP4310AP
 TMP4315BP

 TMP4320AP
 TMP4300C

TECHNICAL DATA

14. Timing Generator (TG) and Instruction Decoder (IDC) The timing generator produces a clock frequency that is dependant on the oscillator connected externally. Based on this timing the instruction decoder reads and decodes the fields unique to each instruction.

Timing of interrupts, initialize requests etc. are also synchronized by the Timing Generator.

Registers Dedicated to Index Instructions (SA, DA and MA)
 ..... Refer to the paragraph of Index Instructions.

These are 4 bit registers used by the index instructions which are explained later, and there are three kinds, namely SA (Source Address Register), DA (Destination Address Register) and MA (Memory Address Register). Source register code, destination register code and RAM address which are activated by the index instructions are input to SA, DA and MA respectively, and these are temporarily retained until the following one operation instruction is completely executed.

The registers dedicated to the index instructions can not be used by program as additional data registers.



1. Features of TLCS-43 Machine Instructions

One of the features of the TLCS-43 Machine Instruction set is the existance of index instructions. In the case of processing instructions, usually the source and destination of data have been inherently defined. The index instructions modify the processing instructions to change the source of data to be processed or/and the destination of the processing results. Therefore, it is much simpler to write programs which require sequential operations through an area of memory. The extensive use of index instructions produces efficient programs in terms of the number of program steps.

Another great feature is that the machine instructions with Data Counter (DC) maintaing ROM address in addition to PC have the instructions which can read out the content of ROM directly, which allows a greater amount of fixed data to be efficiently read.

Furthermore, with the addition of four level subroutine nesting ability, the subroutine call instructions of 1 byte length are available. This is effective in reducing overall program size.

2. Format of Machine Instructions

The explanation of each instructions is described according to the following format.

n) x x x ( ) Name of Instruction Mnemonic Code Series Number of Instruction

Symbol
Instruction Mnemonic Operation Code Operand



#### [Machine Instructions]

TLCS-43 series microcomputer is provided with 35 kinds of machine instructions. Unless otherwise mentioned the machine instructions are described as just instructions.

Among the machine instructions of TLCS-43, 30 instructions are of 1-byte length and 5 instructions are of 2-byte length. As regards the execution time of machine instructions, 28 instructions are of 1machine cycle and 7 instructions are of 2-machine cycle.

Machine Instructions are classified by their functions as follows:

Number of Instructions -Index Instructions..... 4 TLCS-43 -Data Processing Instructions Machine \_ Instruc-Processing Data Transfer tions Instructions Instructions .....7 Logical Operating Instructions ..... 10 Bit Processing Instructions ..... 3 -ROM Readout Instructions ..... 3 -Branch Instructions ..... 5 Total 35



TECHNICAL DATA

$<^{\rm Machine}_{\rm Code}>$	
No.1 Byte	MSB LSB 7 6 5 4 3 2 1 0 x x x x x x x x x x
No.2 Byte ( <sup>Address next to</sup> ) (+1) No.1 Byte	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
	(The correspondence of the operand of symbol instruction and the machine code is recorded, if necessary.)
< Function >	The logical peration performed by this instruction is explained with symbols.
≪Status Flag >	<ul> <li>(F): The status after the execution of status flag is described.</li> <li>(Dependent on the data when designated to store data in status register.)</li> </ul>
<pre>Execution Cycle</pre>	The number of machine cycles necessary for executing instructions is described.
<pre>&lt; Function Explanation &gt;</pre>	The function of instructions is explained.
Modifiable < Index Instructions	In processing instructions, modifiable index instructions are described.

Toshiba

朝

 TMP4310AP
 TMP4315BP

 TMP4320AP
 TMP4300C

TECHNICAL DATA

In this section, the symbols defined in Table A are used more concisely to express the functions of machine instructions. The storage elements, including input ports, related directly to the operation of instructions are collected in Table B.

Table A. Symbol and their Meanings for Instructions

Symbol	Meaning
(a)	The content of storage element "a".
M[(H.L)]	The content of RAM address designated by the contents of H register and L register.
TEMP	Temporary register
ZR	Virtual register of which content is "O".
i <sub>n</sub> i <sub>n</sub> -1i <sub>o</sub>	Data of n+l bit
Б	Values inverted "1" to "0", "0" to,"1" every bit of "b".
a <del>«</del> b	"a" is replaced by the value of "b"/
a + 1	Value added 1 to "a".
a + b	Value added "b" to "a".
a - b	Value subtracted "b" from "a"/
a∧b	Value of logical product of "a" and "b" for every bit.
a∨b	Value of logical sum of "a" and "b" for every bit.
a - b	Value of exclusive logical sum of "a" and "b" for every bit.



 TMP4310AP
 TMP4315BP

 TMP4320AP
 TMP4300C

TECHNICAL DATA

Ones <b></b>	4-bit data having l's at bit positions only indicated by "b" and O's at all other bit positions.
ROM <sub>H</sub> [(DC)]	Higher order 4 bits in the content of ROM address indicated by the content of data counter DC.
ROM <sub>L</sub> [(DC)]	Lower order 4 bits in the content of ROM address indicated by the content of data counter DC.
M[a]	Content of address "a" of RAM.
a< b >	Value of bit position "b" of "a".
DCH	Higher order 3 bits of data counter
DCM	Intermediate order 4 bits of data counter
DCL	Lower order 4 bits of data counter
Carry	Carry resulted by operations (overflow)
Borrow	Borrow resulted by operations (underflow)
a = b	"a" equals to "b"
if a then b else c	If the condition of "a" is satisfied, "b" is performed; if not, "c" is performed
Ş	ROM address in which instructions are stored (No.l byte address for 2-byte instruction)

Table B. Storage Elements Related Directly to Operation of Instructions

Name	Mnemonic	Function
Accumulator	AC	4-bit register
Carry flag	С	Carry flag of multiple digit operation
Branch flag	F	Condition flag exclusive for branch



 TMP4310AP
 TMP4315BP

 TMP4320AP
 TMP4300C

# TECHNICAL DATA

Name	Mnemonic	Function
Interrupt mask flag	IM	Flag masking interrupt-peration In case of "1", interrupt is permitted.
General pur- pose flag	G	l bit flag used by program
L register	LR	Register showing lower order 4 bits of RAM address
H register	HR	Rsgister showing higher order 3 bits of RAM address
Input port	INO, IN1, IN2	Ports for input of external data.
Output port	0TO, 0T1 0T2, 0T3	Ports for output of data
I/O port	100, 101 102	Ports for input or output of data
Data counter	DC	Counter to read out ROM contents as data
Program counter	PC	Counter to read out the instruction under program
Stack	STK	Stack storing return address from inter- rupt routine or subroutine (PC evacuation area)
Read/Write memory	RAM	Memory temporaly maintaing data
Read only memory	ROM	Memory maintaining program or fixed data

# 3. Index Instructions

The index instructions indicate source or/and destination of data. The data is processed by the instructions following the index instructions. The fixed data source and destination are designated for the instructions themselves, but if the instructions are modified by the index instructions, the data source and destination become those designated by the index instructions.

 TMP4310AP
 TMP4315BP

 TMP4320AP
 TMP4300C



Since the index instructions cannot process effective data by themselves, they are invariably used in combination with the processing instructions. Therefore, the interrupt operation cannot be performed after execution of the index instructions, but can be done only after completion of the processing instructions.

One processing instruction can be modified by maximum three index instructions. When sources or destinations have been indicated in duplicate, the initially indicated one becomes effective.

 S (Designate Source register) : Source Register Index Instruction
 Symbol Instruction >

S r or = r

< Machine Code >	MSB     7     6     5     4     3     2     1     0       1     0     1     0     r3     r2     r1     r0			
	Operand $r = r_3 r_2 r_1 r_0$			
< Function $>$	(SA) — r			
< Status Flag $>$	(F) : No change			
	(C) : No change			
< Execution Cycle	>l Machine Cycle			
< Explanation of Function	> Write address r of register/port, which			
	becomes data source, in the source address			
	register SA. The source register designated			
	by this instruction is effective until the			

processing instruction is executed. However, if there are pural numbers of Instructions indicating the source register before the processing instruction, the initial index is effective.



Toshiba

TMP4310AP	TMP4315BP
TMP4320AP	TMP4300C

TECHNICAL DATA

2	D	(Designate	Destination	register)	:	Destination Register
						Index Instruction

< Symbol Instruction >

D r or = r

< Machine Code >

< Machine Code >	MSB 7	6	5	4	3	2	1	LSB 0		
	1	0	0	1	r3	r2	r1	ro		
			0pera	nd 1	= r3	$r_2 r_1$	ro			
< Function $>$		(DA)	< r							
< Status Flag $>$		(F) : No change (C) : No change								
< Executive Cycle $>$		1 Mac	hine	Cycle						
<pre>Explanation of &gt; Function</pre>		Write becom proce regis desig effec is ex plura the d proce becom	e addr nes a essing eter D gnated etive ecute 1 num lestin essing nes ef	ess r destir , in c A. Th by th until d. Ho bers c ation instr fectiv	of reg nation destina- ne dest nis ins the pr owever, of inst regist cuction ze.	gister as a : ination a ination struct: cocess: if the ruction er be: a, the	, whi resul addre on re ion i ing i here ons i fore init	ch t of sss gister s .nstruction were .ndicating the tial index		

(3) SD (Designate Source and Destination register) : Source & Destination Register Index Instruction

< Simbyl Instruction >

SD' ror = r

< Machi





TECHNICAL DATA

< Machine Code >	
	MSB LSB 7 6 5 4 3 2 1 0
	1 0 0 0 r3 r2 r1 r0
	$Operand r = r_3 r_2 r_1 r_0$
< Function $>$	(SA) - r (DA) - r
< Status Flag $>$	(F) : No change (C) : No change
<Executive Cycle $>$	1 Machine Cycle
< Explanation of >	Write address r of the register (same

Write address r of the register (same register) becoming data source and destination in source address register SA and destination address register DA. The register designated by this instruction is effective until the processing instruction is executed. However, if the source register or the destination register has been indicated numbers times to one processing instruction in the same way as the instructions of S and D, the index initially made to the respective registers becomes effective.

(4)M (Designate RAM address) : RAM Address Index Instruction

М

< Symbol Instruction >

< Machine Code >

MSB 7	6	5	4	3	2	1	LSB 0
1	0	1	1	r3	r <sub>2</sub>	rl	r <sub>0</sub>
	0p	erand	r =	r3 r	2 r1	r0	





TMP4315BP TMP4300C

< Function >

TECHNICAL DATA

- < Status Flag >
- < Executive Cycle >
- $< rac{ ext{Explanation of}}{ ext{Function}} >$

- (MA) r
- (F) : No change
- (C) : No change
- 1 Machine Cycle

RAM address can be directly designated by this instruction without using H register and L register.

The RAM address "r" is written in memory address register MA; however, the RAM which can be designated by this instruction is limited to addressed 0 - 15 (16 words in "0" page). These RAM addresses are effective until the processing instruction is executed; that is, the RAM address of the processing instruction modified by this instruction is designated by the memory address register MA regardless of the content of H register and L register. There are no changes in the contents of H register and L register. If there are

address index instructions before the processing instruction the value initially indicated becomes effective.

4. Decision of Source and Destination by Index Instructions The way of modifying the processing instruction by index instructions, or the decision of source and destination of the processing instruction, is regulated as follows :

(0) The elements not modified are unique source and destination for each instruction.



TECHNICAL DATA





(1) Instructions related to registers and RAM (9 instructions)

In regard to the nine instructions, such as LDM, SWP, STR, ADD, ADC, SUB, CND, ORM, and EOR, their sources and destinations can be changed by the index instructions (S, D, and SD). When modified by M instruction, RAM data becomes the addresses (0 -15) designated by M instruction.

(2) Instructions related to register (13 Instructions)

In regard to the thirteen instructions, such as LDA, LDT, LDI, LLI, CMA, NGT, ADI, ALI, SSB, RSB, LFB, LRL, and LRH, their sources and destinations can be changed by the index instructions (S, D, and SD). When modified by M instruction, the sources and destinations by the S or D instruction become RAM addressed (0 - 15) designated by M instruction.

- (3) As for SDC instruction, the source register can be designated to the intermediate order 4 bits of DC by S Instruction. In this case, the logical sum of the designated source register content and the immediate data is set to the intermediate order 4 bits of DC. When modified by M instructions the intermediate order 4 bits of DC become the contents of RAM addressed (0 - 15) designated by M instruction.
- (4) Subroutine and branch instructions (8 instructions)

In regard to the eight instructions, such as CAL, CLS, RTN, BCF, BCB, JCS, JCC, and JMP, the index instructions cannot be modified. (If they are modified, their operations cannot be guaranteed.)

The following figure shows diagramatically the relationship between the above mentioned source and destination selection regulation and hardware.



 TMP4310AP
 TMP4315BP

 TMP4320AP
 TMP4300C

TECHNICAL DATA

The address of source register is stored in source address register SA by S instruction, and the source register is selected by the source selector according to this address. The data from the selected source register is input into S1 of ALU. Either RAM or ROM is selected by the data selector as data input into S2 of ALU. The selection by this data selector is decided by the instructions.

The address pointer of RAM has HR.LR and memory address register MA. Usually HR.LR is selected, but when modification is made by M instruction, MA is selected. The memory address is stored in MA by M instruction. Since either HR.LR or MA is used as address pointer, if RAM is used as source and destination register, the same address is selected. The address of destination register is stored in the destination address register DA by D instruction. The destination selector selects destination register according to this address. The process results output from ALU are stored in the destination register.

By using SD instruction, the same register address is stored into source address register SA and destination address register DA; therefore, the source register of S1 of ALU and the destination of output of ALU become the same.

As shown in the following figure the selector which changes the flow of processing data according to index instructions has the following three kinds of versions:

- (1) Source selector (Selection of source register)
- (2) Destination selector (Selection of destination register)
- (3) RAM address pointer selector

In the case where no modification is made by index instructions, it may be thought that each selector makes the selection of the source or destination.





TECHNICAL DATA



- \*1 Such a selector is determined according to the kind of instruction; in many cases RAM is selected, but in case of ROM readout instruction or immediate instruction, ROM is selected.
- \*2 Usually HR and LR is selected, but in case of processing instruction that modification is conducted by M instruction, MA is selected.



TECHNICAL DATA

 TMP4310AP
 TMP4315BP

 TMP4320AP
 TMP4300C

# Registers can be designated by Index Instructions

Register code	Symbol.	Name	TMP4310AP	TMP4315BP	TMP4320AP	TMP4 300C
0	AC	Accumulator	0	0	· ()	0
I	ST	Status Register	0	0	· ()	0
2	LR	L Register	0	0	0	0
3	M[(H·L)]	RAM	0	0	0	0
4	INO	In. Port O	0	0	0	0
5	NULL	NULL	0	0	0	0
6	100	I/O Port O	0	0	0	0
7	101	I/O Port l	0	0	0	0
8	OT1	Out. Port 1	0	0	0	0
9	OT	Out. Port O	0	0	0	0
А	HR	H Register	0	0	0	0
В	-	-	Not used	Not used	Not used	Not used
C	OT3	Out. Port 3		0	0	
	102	I/O Port 2	0			0
D	OT2	Out. Port 2	Not used	0	0	0
Е	. OT2	In. Port 1	Not used	Ō	0	Ô
F	IN2	In. Port 2	Not used	0	Ō	0

\* Register code C designates IO2 for TMP4310AP and TMP4300C and OT3 for TMP4315BP and TMP4320AP. Therefore if it is required to perform evaluation of TMP4315BP and TMP4320AP using TMP4300C, IO2 is used as the matching port for OT3.



5. Data Processing Instructions

The data processing instructions are classified in four types, data transfer instruction, logical operation instruction, bit processing instruction, and ROM readout instruction.

### 5.1 Data transfer instruction

Data is handled in 4-bit units. The use of these instructions provide the setting of immediate data as well as the data transfer between two registers or between a register and RAM.

(5) LDM (Load from Memory) : Load from Memory Instruction

< Symbol Instruction >

```
LDM
```

<	Machine Code >	MSB         LSB           7         6         5         4         3         2         1         0           0         0         1         0         0         1         1         0
<	Function >	(AC) — M[(H·L)]
<	Status Flag $>$	(F) : No change (C) : No change
<	Execution Cycle $>$	l Machine cycle
<	Explanation of > Function	The content of RAM address designated by H register and L register is loaded into accumulator.
	Modifiable	

- // Index // Instruction
- (6) SWP (Swap) : SWAP Instruction
- < Symbol Instruction >

SWP

D, M

< Machine Code >





.

INTEGRATEDCIRCUIT

TECHNICAL DATA

<	Function $>$		(TE	EMP)	<b>-</b> -	(AC)						
			(AC	:) -		M [()	H•L)]	]				
			M [	(H.L	.)]-	-(TEM	P)					
<	Status Flag $>$		(F)	: N	lo ch	nange						
			(C)	: N	lo ch	nange						
<	Execution Cycle $>$		1 M	lachi	ne c	cycle						
<	Explanation of >		Thi	s in	stru	ictio	n exł	nang	es th	ne co	onten	t of
	Function		RAM	í add	ress	des	ignat	ed	by H	regi	ster	and
			Lr	egis	ter	conte	ent d	of t	he ac	cumu	ılato	r.
	Modifiable											
<	Index > Instruction		SD,	М								
2	LDA (Load from Accumula	tor)	) :	Load	fro	om Aco	cumul	lato	r Ins	struc	tion	
<	Symbol Instruction >											
			LDA	1								
<	Machine Code >	MSB							LSB			
		7	6	5	4	3	2	1	0			
	[	0	0	1	0	1	0	1	1			
	L						-			J		
<	Function >		(AC	:) -	- (4	AC)						
-			(110	.,	(1	,						

< Status Flag > (F) : No change

< Explanation of >

Function

(C) : No change

< Execution Cycle > 1 Machine cycle

The content of accumulator is loaded into the accumulator. If used independetly, this instruction becomes a no-operation. instruction.

Modifiable
< Index > S, D, M
Instruction

 $(\hat{8})$  STR (Store) : Store Instruction



TMP4310AP	TMP4315BP
TMP4320AP	TMP4300C

<pre>Symbol Instruction &gt;    STR</pre>	2
< Machine Code >	MSB 7 6 5 4 3 2 1 0 0 0 1 0 0 1 0 0
< Function >	(AC) → M[ (H·L)]
< Status Flag $>$	(F) : No change (C) : No change
< Execution Cycle $>$	l Machine cycle
< Explanation of Function >	The content of accumulator is stored in the RAM address designated by H register and L register.
Modifiable	

- < Index s, M >Instruction
- (9) LDT (Load and Test) : Load & Test Instruction
- < Symbol Instruction >

LDT

<	Machine Code >	MSB 7 6 5 4 3 2 1 0 0 0 1 0 1 0 1 0
<	Function $>$	(AC) — (AC)
<	Status Flag >	<pre>If (AC) = 0 then (F) → -1, else (F) → -0 (C) : No change</pre>
<	Execution Cycle >	l Machine cycle
<	Explanation of >	The content of accumulator is loaded into the accumulator. If the data is zero, F is set to "1", but if not, F is cleared to "0".
<	Modifiable Index > Instruction	S, D, SD, M



-		
<	Symbol Instruction $>$	
		LDI i $(0 \le i \le 15)$
<	Machine Code > M	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
		0 perand I = 13 12 11 10
<	Function >	(AC) - i
<	Status Flag >	(F) : No change (C) : No change
<	Execution Cycle $>$	l Machine cycle
<	$_{ m Explanation of}$ > Function	Immediate Data i is loaded into accumulator.
<	Modifiable Index > Instruction	D, M
<u>(1)</u>	LLI (Load Immediate data	to L register) : Load Immediate Data to
	L Register Instruction	
<	Symbol Instruction $>$	$111  i  (0 \leq i \leq 15)$
<	Machine Code > MSB 7 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
<	Function >	(LR) - i
<	Status Flag >	(F) : No change
		(C) : No change
<	Execution Cycle $>$	1 Machine cycle
<	Explanation of Function >	Immediate Data i is loaded into L Register

(10) LDI (Load Immediate data) : Load Immediate Data Instruction



Modifiable < Index D, M Instruction

5.2 Logical operation instruction

The instructions of CMA, CND, ORM and EOR are used for logical operation of every bit of 4-bit data. The others are mainly used for arithmetic operation. For 2-operand instruction one data source is a register and another is RAM.

For the nine instructions except CMA, branch condition flag F is set, and for ADC instruction, carry flag C is set.

(12) CMA (Complement Accumulator) : Complement Accumulator Instruction < Symbol Instruction >

CMA

< Machine Code > MSB LSB 7 5 2 1 6 4 3 0 0 0 0 1 1 1 1 1 < Function >(AC) - (AC)< Status Flag >(F) : No change (C) : No change < Execution Cycle > 1 Machine cycle Explanation of The content of accumulator is loaded ><Function into the accumulator after inverting "0" to "1" and "1" to "0" every bit. Modifiable >< Index S, D, SD, M Instruction (13 NGT (Negate) : Negate (2's complement) Instruction < Symbol Instruction >





TECHNICAL DATA

<	Machine Code >	MSB LSB 7 6 5 4 3 2 1 0 0 0 1 1 1 0 0 1
<	Function $>$	$(AC) - (\overline{AC}) + 1$
<	Status Flag $>$	if Carry then $(F)$ 1, else $(F)$ 0 (C) : No change
<	Execution Cycle $>$	l Machine cycle
<	Explanation of Function >	2's complement of the content of accumulator is loaded into the accumulator. If the original data is 0 ((AC)=0), 2's complement is 0. In this case only, F flag is set to "1", but in the other cases, F flag is cleared to "0". In this case F flag is used in both meanings of carry and zero decision.
<	Modifiable Index > Instruction	S, D, SD, M
(14) ADD (Add) : Add Instruction		
<	Symbol Instruction 🗦	> 400
<	Machine Code >	MSB LSB 7 6 5 4 3 2 1 0 0 0 1 0 1 1 0 1
<	Function >	(AC) (AC) + M [(H·L)]
<	Status Flag $>$	if carry then $(F) = -1$ , else $(F) = -0$ (C) : No change
<	Execution Cycle $>$	l Machine cycle
Toshiba 東芝	INTEGRATEDCIRCUIT	TMP4310AP TMP4315BP TMP4320AP TMP4300C
---------------	---	---
	< Explanation of > Function	The content of RAM address designated by the contents of H register and L register is added to the content of the accumulator, and the result is loaded into the accumulator. If the resultant carry is "l" , F flag is set to "l", and if it is "O", F flag is cleared to "O".
	< Modifiable Index > Instruction	S, D, SD, M
	$\widehat{(15)}$ ADC (Add with Carry) :	Add with Carry Instruction
	< Symbol Instruction $>$	ADC
	< Machine Code >	MSB 7 6 5 4 3 2 1 0 0 0 1 1 0 1 0 1
	< Function $>$	$(AC) - (AC) + M [(H \cdot L)] + (C)$
	< Status Flag $>$	if carry then (F)→-1, (C)→-1, else (F)→-0 (C)→ 0
	< Execution Cycle $>$	l Machine cycle
	< Explanation of > Function	The content of RAM address designated by H register and L register and the content of C flag are added to the content of accumulator, and the result is loaded into the accumulator. The conditions of Carry cause F flag and C flag to be set/reset.
	< Modifiable Index > Instruction	S, D, SD, M

.



## (16) SUB (Subtract) : Subtract Instruction

< Symbol Instruction >

SUB

< Machine Code >

MSB							LSB
7	6	5	4	3	2	]	0
0	0	1	1	1	1	0	1

< Function >	$(AC) - M[(H \cdot L)] - (AC)$
< Status Flag >	if borrow then $(F) \leftarrow 0$ , else $(F) \leftarrow 1$ (C) : No change
< Execution Cycle>	l Machine cycle
< Explanation of > Function	The content of accumulator is subtracted from the content of RAM address designated by H register and L register, and the result is loaded into the accumulator. The conditions of underflow cause F flag to be set/reset.

< Modifiable Index > S, D, SD, M Instruction

(17) CND (Complement & AND) : Complement and AND Instruction

< Symbol Instruction >

CND

< Machine Code > MSB LSB 7 6 5 3 0 0 0 1 1 1 1 0 0  $(AC) \leftarrow (AC) / M[(H \cdot L)]$ < Function > < Status Flag > if (AC) = 0 then (F)  $\leftarrow 1$ , else (F)  $\leftarrow 0$ (C) : No change

Toshiba	INTEGRATEDCIRCUIT	TMP4310AP
東芝	TECHNICAL DATA	TMP4320AP
	< Execution Cycle $>$	l Machine cycle

1

The logical product of every bit of the content of accumulators and the 1's complement of the content of RAM address designated by the content of H register and L register is loaded into the accumulator. If the result is "0", F flag is set to "1"; in the other cases, F flag is cleared to "0".

TMP4315BP

TMP4300C

< Modifiable Index Instruction

< Explanation of

Function

S, D, SD, M

- (18 ORM (OR) : OR Instruction
- < Symbol Instruction >

ORM

< Machine Code >MSB LSB 7 0 0 0 1 < Function > (AC) ← (AC) ∨ M[(H·L)] < Status Flag > if (AC)=0 then (F)-1, else (F)-0 (C) : No change < Execution Cycle > 1 Machine cycle Explanation of 📏 The logical sum of every bit of the content <Function of accumulator and the content of RAM address designated by H register and L register is loaded into the accumulator. If the result is "O", F flag is set to "1"; in the other cases. F flag is cleared to "0". < Modifiable Index > S, D, SD, M Instruction



(19) EOR (Exclusive OR) : Exclusive OR Instruction

< Symbol Instruction >

EOR

< Machine Code >

<	machine code 🥏	MSB     LSB       7     6     5     4     3     2     1     0       1     1     1     1     1     1
<	Function >	(AC) ← (AC) ∀M[(H·L)]
<	Status Flag $>$	if (AC)=0 then (F)→1, else (F)→0 (C) : No change
<	Execution Cycle $>$	l Machine cycle
<	Explanation of Function >	The exclusive logical sum of every bit of the content of accumulator and the content of RAM address designated by H register and L register is loaded into the accumulator. If the result is "0", F flag is set to "1"; in the other cases, F flag is cleared to "0".
<	Modifiable Index >	S, D, SD, M
20) <	ADI (Add Immediate data) Symbol Instruction $>$	: Add Immediate Data Instruction
		ADI i $(0 \leq i \leq 15)$
<	Machine Code >	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
<	Function >	$(AC) \rightarrow (AC) + i$

Toshiba	INTEGRATEDCIRCUIT	TMP4310AP TMP4315BP
東芝	TECHNICAL DATA	THE 4320AL THE 4300C
	< Status Flag $>$	if Carry then (F)→1, else (F) → 0, (C) : No change
	< Execution Cycle $>$	l Machine cycle
	< Explanation of > Function	Immediate data "i" is added to the content of accumulator and the result is loaded into the accumulation. If the resultant carry is generated, F flag is set to "l"; in the other case, F flag
		is cleared to "O".
	< Modifiable Index > Instruction	S, D, SD, M
	(1) ALI (Add Immediate data Add Immediate Data to L Symbol Instruction	to L register) : , Register Instruction
	5) MOTO	ALI i $(0 \leq i \leq 15)$
	< Machine Code >	MSB LSB 7 6 5 4 3 2 1 0 0 1 0 1 i3 i2 i1 i0
		$Operand  i = i_3  i_2  i_1  i_0$
	< Function >	(LR) - (LR) + i
	< Status Flag $>$	if Carry then (F) -1, else (F) - 0 (C) : No change
	< Execution Cycle $>$	1 Machine cycle
	< Explanation of > Function	Immediate date "i" is added to the content of L register, and the result is loaded into L register. If resultant carry is generated, F flag is set to "l"; in the other cases, F flag is cleared to "0".
	< Modifiable Index >	S, D, SD, M



ŧ

5.3 Bit manipulation instruction

Ordinary data is manipulated as 4-bit units, however the use of these instructions enables the data to be manipulated bit by bit. These instructions are mainly applied to status register ST, but their functions can be extended to aribitrary register, output port and RAM by a combination of index instructions.

(22) SSB (Set Status Bit) : Set Status Bit Instruction

< Symbol Instruction >

< Machine Code

SSB b  $(3 \ge b \ge 0)$ 

>	MSB 7	6	5	4	3	2	1	LSB 0
	0	0	0	1	0	1	ь р	<sup>ь</sup> 0
			Oper	and	b =	= b <sub>1</sub>	<sup>b</sup> 0	

< Function > (ST) - (ST)  $\lor$  Ones  $\langle b \rangle$  (ST  $\langle b \rangle$ -1)

- Status Flag > There may be flags (bits) changed by the execution itself of this instruction, but there are no flags changed by the result of the execution.
- < Execution Cycle > 1 Machine cycle
- Explanation of Function > The bit field of the status register
  defined by low order 2 bits "b" of the
  instruction is set to a "1".

< Modifiable Index > SD, M Instruction

23) RSB (Reset Status Bit) : Reset Status Bit Instruction

< Symbol Instruction >

SRB b  $(3 \ge b \ge 0)$ 



< Machine Code >	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
< Function >	$(ST) \rightarrow (ST) \land \overline{Ones} < b > (ST < b > -0)$
< Status Flag >	There may be flags (bits) changed by the execution itself of this instruction, but there are no flags changed by the result of the execution.
< Execution Cycle $>$	l Machine cycle
< Explanation of > Function	The bit field of the status register defined by the low order 2 bits "b" of the instruction is set to a "0".
< Modifiable Index > Instruction	SD, M
(24) LFB (Load complemented s	tatus Bit to F)
Load and Complement Stat	us Bit to F Instruction
< Symbol Instruction $>$	LFB b $(3 \ge b \ge 0)$
< Machine Code $>$	MSB LSB
	7 6 5 4 3 2 1 0
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
< Function >	(F) $-\overline{ST} < b >$
< Status Flag >	<pre>(F) : According to condition of ST <b> (C) : No change</b></pre>
< Execution Cycle $>$	l Machine cycle

Joshiha		an ar star An an
		TMP4310AP TMP4315BP
東芝	TECHNICAL DATA	TMP4320AP TMP4300C
	< Explanation of > Function	If the bit content of status register designated by lower order 2 bits of the instruction is 1, it is inverted to 0, and it is 0, it is inverted to 1, and then it is loaded into F bit.
	< Modifiable Index >	S, М
	<ul> <li>5.4 ROM readout instruction SDC is the instruction by is set into data counter which ROM data are readout</li> <li>(25) SDC (Set Data Counter) :</li> <li>&lt; Symbol Instruction &gt;</li> <li>&lt; Machine Code &gt;</li> <li>lst Byte</li> </ul>	which the address on ROM of fixed data DC. LRL and LRH are the instructions by it in the 4-bit unit. Set Data Counter Instruction SDC a $16 \le a \le 2032$ , where "a" is ( integral multiples of 16. ) i.e. a= 16n, 1 $\le n \le 127$ MSB LSB 7 6 5 4 3 2 1 0 0 0 1 0 0 0 0 0
	2nd Byte < Function > $(DC_H) + a_{10}a_9a$ $(DC_M) + a_7a_6a_5$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	(DCL) ← M[(H·I < Status Flag >	(F) : No change (C) : No change
	< Execution Cycle $>$	2 Machine cycle





<	Function >	$(AC) \leftarrow ROM_{L} [(DC)]$
<	Status Flag >	(F) : No change (C) : No change
<	Execution Cycle $>$	2 Machine cycle
<	Explanation of > Function	This instruction loads the accumulator with the lower order 4 bits of the content of ROM address designated by the content of data counter.
<	Modifiable Index > Instruction	D, M
27)	RLH (Load ROM Higher data	) : Load ROM Higher Data Instruction
<	Symbol Instruction >	LRH
<	Machine Code >	MSB         LSB           7         6         5         4         3         2         1         0           0         0         1         1         0         0         1         0
<	Function >	(AC) $\leftarrow$ ROM <sub>H</sub> [(DC)] (DC) $\leftarrow$ (DC) + 1
<	Status Flag >	(F) : No change (C) : No change
<	Execution Cycle $>$	2 Machine cycle
<	Explanation of > Function	This instruction loads the accumulator with the higher order 4 bits of the content of ROM address designated by the content of data counter; after-ward, the content of data counter is increased by one.
<	Modifiable Index >	D, M



## 6 Subroutine Instructions

When subroutine call and interrupt operation are performed, the value of PC should be stored in a stack in order to keep return address. Four levels of PC stacks are provided for the interrup operation and the subroutine call, enabling four-level nesting to be performed. The 4th stack serves for data counter DC; therefore, when data counter is in use, the operation of nesting should be restricted to three levels. Otherwise, the content of data counter is destroyed, resulting in the deletion of the return address. When the four-level nesting is in operation, no interrupt operation is performed. Also, no storage of PC by call subroutine instruction is performed.

(28) CAL (Call subroutine) : Call Instruction (2 Bytes)

. . .

10 1

- 00/ ->

< Symbol Instruction >

		CAL	а		(0 ≤	a <u>S</u>	2047	)		
<	Machine Code $>$	MSB							LSB	
		7	6	5	4	3	2	1	0	
	lst Byte	1	1	0	0	1	<sup>a</sup> 10	a <sub>9</sub>	a <sub>8</sub>	ļ
		_7	6	5	4	3	2	1	0	
	2nd Byte	a7	'a <sub>6</sub>	a <sub>5</sub>	a4	ag	a <sub>2</sub>	'a1	'a <sub>0</sub>	
<	Function >	(PC (PC	0pe )	rand -(STI - a	a K) pu	= a <sub>1</sub> ish d	0 <sup>a</sup> 9 <sup>a</sup> 8 own	8 <sup>a</sup> 7 <sup>a</sup>	6 <sup>a</sup> 5 <sup>a</sup> 4	<sup>a</sup> 3 <sup>a</sup> 2 <sup>a</sup> 1 <sup>a</sup> 0
<	Status Flag >	(F) (C)	: N : N	o ch o ch	ange ange					
<	Execution Cycle >	2 M	achi	ne c	ycle					
<	Explanation of > Function	Thi whi add	s is ch d ress	a s irec of :	ubrou tly i subro	tine ndic utin	cal ates e.	l in the	struc entr	tion Y



The return address is put into a stack, and the designated value (the entry address of subroutine) a=a10a9a8a7a6a5a4a3a2a1a0 is set to PC.

The stack of return address is a push down stack which can be stacked up to 4 levels. Since the fourth level is a data counter, precautions for use should be taken.

Modifiable Index >
Instruction

 $< \frac{Explanation of}{Function} >$ 

No instruction

29 CLS (Call Subroutine by single byte) : Call by Single Byte Instruction

< Symbol Instruction > CLS (0 ≤i ≤15) i < Machine Code > MSB LSB 7 0 0 i3 i2 iι iΛ Ω 0 Operand 1=i3i2i1i0 < Function > (PC) ---- (STK) push down (PC) - i x 8 + 4 < Status Flag > (F) : No change (C) : No change < Execution Cycle > 1 Machine cycle

> This instruction stores a return address into a stack, calculates (=000  $i_3i_2i_1i_0100$ ) i x 8 + 4 as subroutine entry address from the entry address No. i designated to the operand, and sets the result to PC. The stack of return address is of

push-down stack which can stack as high as 4 levels.

<i>Tos</i> hiba	INTEGRATEDCIRCUIT
東芝	TECHNICAL DATA

# TMP4310AP TMP4315BP TMP4320AP TMP4300C

Since the fourth level is a data counter, precautions for use should be taken.

< Modifiable Index >

No instruction

RTN

(30) RTN (Return) : Return Instruction

- < Symbol Instruction >
- < Machine Code >
  - MSB LSB 7 6 5 4 3 2 1 0 0 0 1 0 0 1 1 1

< F	Function >	(PC) 🗕 (STK) last in data
< 5	Status Flag >	<pre>(F) : No change (C) : No change</pre>
< F	Execution Cycle $>$	l Machine cycle
< F	Explanation of >	This instruction causes a return from an interrupt routine and a subroutine to the main program. The newest return address stored in the stack is loaded into the program counter.
$< \frac{M}{1}$	Modifiable Index >	No instruction

7 Branch Instruction

Among the branch instructions, there is an on-condition-set/cleared branch instruction of which condition is decided whether or not branch operation is performed depending upon the value of F flag in the program status register; therefore, it should be considered how the value of F flag is changed by the data processing instruction just before the use of the conditional branch instruction. BRC is limited in branch range, but this instruction can reduce the number of bytes of ROM because of a single byte instruction.



 TMP4310AP
 TMP4315BP

 TMP4320AP
 TMP4300C

The unconditional jump instruction shifts unconditionally the execution flow of the instruction to the address indicated by the address field of this instruction.

(31) BRC (ranch on Condition set) : Branch on (F) = 1 Forward Instruction

(32) BRC (Branch on Condition set) : Branch on (F) = 1 Backward Instruction

< Symbol Instruction >

BRC a  $0 \leq a \leq 2047$ , (-16  $\leq a - \$ \leq 15$ )

will be initiated without any other

<	Machine Code >	MSB LSI	3
		$\begin{array}{cccccccccccccccccccccccccccccccccccc$	7
		a-S=i3i2ili0	<b>_</b> _
		a-\$≧0, S=1 Branch on(F)=1 Instruction	Forward
		$a-\$ \leq 0$ , $\overline{\$}=0$ Branch on(F)=1 I Instruction	Backward
<	Function >	if (F)=1 then (PC)—a, else No operation ((PC)— (PC) + 1)	
<	Status Flag $>$	<ul><li>(F) : No change</li><li>(C) : No change</li></ul>	
<	Execution Cycle $>$	1 Machine cycle	
<	Explanation of > Function	If F flag of status flag is set the value of program counter is to the absolute address "a" defi operand field of the instruction other cases, the program counter	to "1", changed ined by the n. In the r advances
		by one and execution of the nex	t instruction

operations.

Toshiba	INTE	GRATEDCIRCUIT	TMP4310AP TMP4315BP TMP4320AP TMP4300C
		Madifiabla Inday .	The range of absolute address "a" is -16 - 15 against ROM address "\$" stored by this instruction itself.
	<	Instruction	NO INSTRUCTION
	(33)	JCS (Jump on Conditio	n Set) : Jump on(F) = 1 Instruction JCS a ( $0 \le a \le 2047$ )
	<	Machine Code >	MSB LSB 7 6 5 4 3 2 1 0
		2nd Byte	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
			0perand $a=a_{10}a_{9}a_{8}a_{7}a_{6}a_{5}a_{4}a_{3}a_{2}a_{1}a_{0}$
	<	Function $>$	if (F)=1 then (PC) $-a$ ,else No Operation
	<	Status Flag $>$	(F) : No change (C) : No change
	<	Execution Cycle $>$	2 Machine cycle
	<	Explanation of > Function	If F flag is set to "l", this instruction causes to branch to the address "a" indicated by the lower order ll bits of this instruction. In the other cases, execution of the next instruction with be initiated without any other operations.
	<	Modifiable Index > Instruction	No instruction
	34)	JCC (Jump on Conditio	n Cleared) : Jump on (F)=0 Instruction
		Symbol Instruction A	- JCC a (0 <u>≤</u> a <u>≤</u> 2047)



< Machine Code > MSB LSB 7 3 0 6 5 4 2 1 lst Byte 1 1 1 1 0 a10 a9 ag 7 2 0 5 4 3 2nd Byte а7 a6 a5 a4 a3 a2 a1 a<sub>0</sub> Operand a=a10 ag a3 a7 a6 a5 a4 a3 a2 a1 a0 < Function > if (F)=0 then (PC)-a, else No Operation < Status Flag > (F) : No change (C) : No change <Execution Cycle >2 Machine cycle If F flag is cleared to "0", this Explanation of <Function instruction causes to branch to the address "a" indicated by the lower order ll bits of the instruction. In the other cases, execution of the next instruction will be initiated without any other operations. Modifiable Index 🗸 No instruction <Instruction (35)JMP (Jump) : Unconditional Jump Instruction < Symbol Instruction > $(0 \le a \le 2047)$ JMP а < Machine Code > MSB LSB 7 5 3 2 0 6 4 1 lst Byte 1 1 0 0 0 a10 a9 ag 7 6 5 3 2 1 0 4 2nd Byte a<sub>2</sub> a7 a6 a5 a4 a3 aı a<sub>0</sub>

Operand a=a10 a9 a8 a7 a6 a5 a4 a3 a2 a1 a0

INTEGR	ATED	CIRCUIT
--------	------	---------



# TECHNICAL DATA

TMP4310AP	TMP4315BP
TMP4320AP	TMP4300C

<	Function $>$	(PC) — a
<	Status Flag >	(F) : No change (C) : No change
<	Executio Cycle $>$	2 Machine cycle
<	Explanation of > Function	This instruciton causes an unconditional branch to the address "a" indicated by the lower order 11 bits of the instruction.
<	Modifiable Index > Instruction	No instruction





TECHNICAL DATA

# TMP4310AP TMP4315BP TMP4320AP TMP4300C

## [OPERATION DESCRIPTION]

1. Basic Clock

The basic clock generates the basic timing sequences required for the operations of TLCS-43. There are the following methods of options generating the basic clock.

(1) Direct Connection of the Oscillator



(2) Supply of External Clock



(3) Internal Oscillation



When a crystal oscillator, or a ceramic oscillator, or a IFT, is connected as shown at the left, the frequency of TLCS-43 basic clock is equal to that of the oscillator. (Except TMP4310AP)

The basic clock of TLCS-43 can also be supplied by an external oscillator circuit as shown at the left. The external clock input should be sinusoidal or square wave vibrating with levels between 0 volts and 5 volts.

The basic clock of TMP4310AP can be obtained by connecting the resistance as shown in the left figure. (fosc = 250kHz - 450 kHz at R=43k $\Omega$ ) (Except TMP4315BP, TMP4320AP, TMP4300C)

## 2. Initialize Operation

The initialize operation of TLCS-43 is performed by placing  $\overline{\text{RST}}$  terminal at the low level as shown below. The minimum time period of four basic clock cycle is required for the low level pulse width.





INTEGRATEDCIRCUIT

 TMP4310AP
 TMP4315BP

 TMP4320AP
 TMP4300C

0 <u>≤</u> N<1.5 cycles	l.5 cycles≤W<4 cycles	4 cycles <b>≦</b> W
The initialize operation is not performed.	Whether or not the ini- tialize operation is not definite.	The initialize operation is performed.

One cycle is equal to one cycle of the basic clock.

The initialize operation performs the following functions.

Block Symbol		Initialize Function		
Program counter	PC	Cleared to "O"		
Interrupt latch	IL	Cleared		
Interrupt flag	IM	Cleared to "O" disabling interrupt.		
	ото	All bits are set to "1".		
	T01	All bits are set to "1".		
Output port	OT2	All bits are set to "1".		
	OT3	All bits are set to "1".		
	100	All output bits are set to "1".		
Input/Output	101	All output bits are set to "1".		
port	102	All output bits are set to "1".		
Stack	STK	Made empty.		

While  $\overline{\text{RST}}$  terminal is held at the low level, only the above functions are taken place and other operations, such as execution of program are not performed.

When  $\overline{\text{RST}}$  terminal is returned to the high level, the program starting from address 0 is executed.

(Note) C, F and G of the status register are not reset. Therefore, these must be taken care of by the program. And any index instructions executed prior to the initialization are ignored.



INTEGRATEDCIRCUIT

TECHNICAL DATA



 TMP4310AP
 TMP4315BP

 TMP4320AP
 TMP4300C

If a capacitor is connected to  $\overline{\text{RST}}$ terminal as shown at the left, the initialize operation is automatically performed when the power supply is turned on. And if it is required to perform the initialize operation manually,

a switch should be connected for this purpose.

#### 3. Interrupt Operation

(1) Interrupt Operation

TLCS-43 has the function which allows the interrupt operation to be triggered externally. The interrupt operation is performed by holding  $\overline{\text{INT}}$  terminal at the low level for four basic clock cycles or more. However, several conditions must be satisfied to initiate the interrupt operation. Such conditions are as follows.

- Interrupt flag IM has been set and one or more instructions have veen executed after the flag was set.
- 2. Four levels of subroutine nesting have not been performed.

The interrupt request signal from outside is retained in interrupt latch IL located inside and once an interrupt is accepted, IL and inteerupt flag IM are cleared.

If it is desired to trigger an inteerupt again, INT terminal must be returned to the high level (for two basic clock cycles or more) and must be placed at the low level again. Repetitive interrupts are not accepted keeping INT terminal at the low level.

Setting and repetitive setting of IL by INT signal are performed in the following timings.

(Setting Timing of IL).

INT		W	
	0 <u>≤</u> W<1 cycle	l cycle <u>≤</u> W <4 cycles	4 cycles≦W
	IL is not set.	Whether or not IL is set is not definite.	IL is set.



 TMP4310AP
 TMP4315BP

 BMP4320AP
 TMP4300C

(Repetitive Setting of IL)

INT 4 cycles or more W'4 cycles or more				
W' = 0	0 <w'<2 cycles<="" td=""><td>2 cycles≦W'</td></w'<2>	2 cycles≦W'		
IL is not set again.	Whether or not IL is set again is not definite.	TL is set again.		

Where one cycle is equal to one cycle of the basic clock.

When an interrupt is accepted, the content of program counter PC is pushed down to stack STK and the entry address (address 2) of the interrupt service routine is set in the program counter.

The accumulator, the status register, L register and H register which are used in the interrupt program must be saved into RAM area in the service routine.

When returning to execution of the main routine after completing the interrupt routine the saved registers are returned and the interrupt flag which has been reset is set to "1". Then, execution of Return instruction causes to return to execution of the main routine.

- (2) Timing of Interrupt Enable/Disable
- (1) Interrupt Flag Set/Reset





(2) When stack is used up to the deepest level (level 3) (Assumption: IM flag is set "1" constantly)



Even if IL and IM have been set, if the stack is occupied fully up to the deepest level (level 3), any interrupt are not accepted and must wait until level 3 becomes available.

(3) Relationship between INT Signal and RST Signal

When the interrupt request signal and the initialize signal occur simultaneously, the operation shown in the following examples takes place.





TMP4310AP TMP4315BP TMP4320AP TMP4300C

4. Types of Output Buffers

For the output buffers of output ports and input/output ports, the following types (A) or (B) can be specified by designating a mask option. Since these types are selected by the same mask as the user program mask, these must be specified based on the mask ROM data type format. (Refer to the mask ROM data tape format.)

When data is input from the input/output ports, the output data must have been set to "1" in advance for both (A) and (B) types.

For the electrical characteristics, refer to the paragraphs of ABSOLUTE MAXIMUM RATINGS and DC CHARACTERISTICS. Since the pull-up resistors are provided by MOS transistors, the characteristics are somewhat different from normal resistors.



Since all the bits of TMP4300C output ports and input/output ports are the open drain type, the mask option can not be specified.

5. Pull-up Resistors of  $\overline{\text{RST}}$  Terminal and  $\overline{\text{INT}}$  Terminal All versions of TLCS-43 are provided with the pull-up quasi resistors (typical valve of 100k ohms) fabricated with MOS transistors for  $\overline{\text{RST}}$ and  $\overline{\text{INT}}$  terminals. The guaranteed valve of general electrical characteristics of these resistors are  $I_{\text{IL2}}$  MAX.=-0.1 mA(V<sub>IN</sub>=0.6V). (Refer to DC CHARACTERISTICS.)





# [EVALUATOR CHIP DESCRIPTION]

TMP4300C is the evaluator chip which is used for development of the application systems (or programs) for TLCS-43. For these purposes, some terminals and functions have been added to TMP4300C in addition to those of other TLCS-43 chips.

The terminals and the functions dedicated to TLCS-43 development tool (TDS400/43) are also provided, and refer to the operation manual of TDS400/43 for details.

### 1. Operation Timing

The normal operation timing of TMP4300C is shown in the figure below. The timings of the initialize operation and the interrupt operation are exactly same as the operation timings of other TLCS-43 chips.



## 2. Example of TMP4300C Application

The diagram below illustrates an example of connection with an EPROM, which allows the program confirmation before confirming program to ROM.

\* TMM323C is 2716 type EPROM with 16K bits (2,048 words x 8 bits)

INTEGRATEDCIRCUIT





CLK 1

-(Monitor)

777

3 Caution for Using IO2 Port The output port and the input/output port of TLCS-43 have the configurations shown below.

GND

 $\pi h$ 

ΙD



**INTEGRATEDCIRCUIT** 



TECHNICAL DATA

 TMP4310AP
 TMP4315BP

 TMP4320AP
 TMP4300C

Therefore, when a circuit which clamps the output voltage level is directly connected externally to the terminal, and the output data is referenced by the program, it can be correctly read for the output port. However for the input/output ports there is possibility of reading erroneous data if the input voltage level is not secured by the clamp circuit. In order to read the data correctly, the terminals and the clamp circuits are required to be separated by the buffer circuits.

When a system development is conducted for TMP4315BP and TMP4320AP using TMP4300C, the pairing port for the output port OT3 is the input/output port IO2. Therefore, when it is required for a program to reference output data in OT3 port in a system using TMP4315BP or TMP4320AP, care should be taken not to directly connect a circuit which clamps the output level to IO2 port, during the evaluation stage using TMP4300C.

(Circuit of Actual Application) (Circuit of Evaluation Stage)







TECHNICAL DATA

 TMP4310AP
 TMP4315BP

 TMP4320AP
 TMP4300C

# TMP4310AP ELECTRICAL CHARACTERISTICS

### ABSOLUTE MAXIMUM RATINGS

Symbol	Item	Rating		
V <sub>DD</sub>	V <sub>DD</sub> Supply Voltage	-0.5V to 7V		
V <sub>DD</sub>	Input Voltage	-0.5 V to 7V		
V <sub>OUT1</sub>	Output Voltage (Except Open Drain Pins)	-0.5V to 7V		
V <sub>OUT2</sub>	Output Voltage (Open Drain Pins)	-0.5V to 10V		
I <sub>OUT1</sub>	Average Output Current (Except OT1)	4mA		
I <sub>OUT2</sub>	Output Current (OT1)	30mA		
PD	Power Dissopation (TA=70°C)	700mA		
T <sub>SOLDER</sub>	Soldering Temperature (Soldering Time 10sec)	260°C		
T <sub>STG</sub>	Storage Temperature	-55°C to 125°C		
T <sub>OPR</sub>	Operating Temperature	-10°C to 70°C		

#### DC CHARACTERISTICS

# $\rm T_A=-10\,^\circ C$ to 70 $^\circ C$ , $\rm V_{DD}=5V$ $\pm$ 10 %, Unless Otherwise Noted

Symbol	Parameter		Test Conditions	Min.	Typ.	Max.	Units
V <sub>IH1</sub>	Input High Voltage (INO,IOO,IO1,IO2, RST)			2.2		V <sub>DD</sub>	V
V <sub>1H2</sub>	Input High Voltage $(\overline{INT})$			3.5		V <sub>DD</sub>	V
VIL	Input Low Voltage			0		0.1	V
V <sub>CH</sub>	Clock Input High Voltage (X <sub>IN</sub> )		External Drive	3.8		V <sub>DD</sub>	V
V <sub>CL</sub>	Clock Input Low Voltage (X <sub>IN</sub> )		External Drive	0		0.6	V
I <sub>IN1</sub>	Input Current (INO)		V <sub>IN</sub> =V <sub>DD</sub>			20	μΑ
T	(7.0	Open Drain	V <sub>IN</sub> =V <sub>DD</sub>			20	μA
<sup>1</sup> IN2	I <sub>IN2</sub> Input Current(100,101,102)					-	-
		Open Drain				-	-
<sup>1</sup> IL1	(IOO, IO1, IO2)	Pull Up	VIN=0.6V			-1.6	mA



**INTEGRATEDCIRCUIT** 

TMP4310AP TMP4315BP TMP4320AP

TMP4300C

Symbol	Parameter		Test Condition	Min.	Typ.	Max.	Unch
I <sub>IL2</sub>	Input Low Current(RST, INT)		V <sub>IN</sub> =0.6V			-0.1	mA
т	Output Load Current	Open Drain	V <sub>OUT</sub> =V <sub>DD</sub>			20	μД
LO	(OTO, OT1)	Pull Up					-
V <sub>OH</sub>	Output High Voltage	Open Drain				-	-
		Pull Up	I <sub>OH</sub> =-100uA	2.4			V
V <sub>OL</sub>	Output Low Voltage (Note)		I <sub>OL</sub> =1.6mA			0.4	V
IDD	V <sub>DD</sub> Supply Current				40	80	mA

Note: Output port OT1 can sink large current. (IOL TYP.=20mA,VOL=2.0V) While sinking large current, the output low voltage  $(V_{OL})$  limit is the following value.

V<sub>OL</sub> Max.=0.5V (I<sub>OL</sub>=1.6mA)

AC CHARACTERISTICS Refer to TIMING WAVEFORMS (1).

 $T_{\rm A}\text{=-}10\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$  ,  $V_{\rm DD}\text{=-}5V\,\pm\,10$  % , Unless Otherwise Noted.

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
t¢o	Clock Cycle Time		2		5	μs
ts	Input Set up Time		0.9			μз
t <sub>H</sub>	Input Hold Time		0.9			μs
tD	Output Delay Time	CL=50PF,R(Pull- up)=50k ,1TTL			1.8	μs
t <sub>INT</sub>	INT Low Level Pulse Width		4			Clock Cycle
t <sub>RST</sub>	RST Low Level Pulse Width		4			Clock Cycle
fosc	Internal Oscillation Frequence	R=43k	250		450	kHz



# TECHNICAL DATA

## 1P4310AP MP4315BP TMP4320AP TMP4300C あてん とうかつかくほうない TMP4300C



# TMP4315BP ELECTRICAL CHARACTERISTICS

#### ABSOLUTE MAXIMUM RATINGS

Symbol	"Item	Rating	1 
V <sub>DD</sub>	V <sub>DD</sub> Supply Voltage	-0.5V to 7V	e la ch
VIN	Input Voltage	-0.5V to 7V	- 1-11 - -
V <sub>OUT1</sub>	Output Voltage (Except Open Drain Pins)	-0.5V to 7V	121
V <sub>OUT2</sub>	Output Voltage (Open Drain Pins)	-0.5V to 10V	
I <sub>OUT1</sub>	Average Output Current	4mA	1
PD	Power Dissopation (TA=70°C)	700mW	L (
ISOLDER	Soldering Temperature (Soldering Time, 10sec.)	260°C	
TSTG	Storage Temperature	-55°C to 125°C	
TOPR	Operating Temperature	-10°C to 70°C	

## C CHARACTERISTICS

TA=-10°C to 70°C,  $V_{DD}$ =5V ± 10 %, Unless Otherwise Noted.

Symbol	Parameter		Test Condition	Min.	Typ.	Max.	Units
VIHI	Input High Voltage (INO,IN RST)	1,IN2,IO0,IO1,		2.2		V <sub>DD</sub>	V
V <sub>IH2</sub>	Input High Voltage (INT)			3.5		V <sub>DD</sub>	V
VIL	Input Low Voltage			0		0.6	V
V <sub>CH</sub>	Clock Input High Voltage (	XIN)	External Drive	3.8		V <sub>DD</sub>	V
V <sub>CL</sub>	Clock Input Low Voltage (X	( <sub>IN</sub> )	External Drive	0		0.6	V
IINI	Input Current (INO, IN1, IN2	)	VIN=VDD			20	μA
	· · · · ·	Open Drain	V <sub>IN</sub> =V <sub>DD</sub>			20	μA
I <sub>IN2</sub>	N2 Input Current(100,101)	Pull up				-	-
ITT 1	Input Low Current	Open Drain				-	-
-10+	(100,101)	Pull Up	V <sub>IN</sub> =0.6V			-1.6	mA
I <sub>IL2</sub>	Input Low Current(RST, INT)	<u>.</u>	V <sub>IN</sub> =0.6V			-0.1	mA
ILO	Output Lead Current	Open Drain	V <sub>OUT</sub> =V <sub>DD</sub>			20	пΑ
	(010,011,012,013)	Pull Up				-	-
V <sub>OH</sub>	Output High Voltage	Open Drain				-	-
	(Except X <sub>OUT</sub> )	Pull Up	I <sub>OH</sub> =-100uA	2.4	1		V
V <sub>OL</sub>	Low Output Voltage(Except X <sub>OUT</sub> )		I <sub>OL</sub> =1.6mA			0.4	V
IDD	V <sub>DD</sub> Supply Current				40	80	mA



 TMP4310AP
 TMP4315BP

 TMP4320AP
 TMP4300C

# AC CHARACTERISTICS Refer to TIMING WAVEFORMS (1).

TA=-10°C to 70°C, V\_DD=5V  $\stackrel{\scriptscriptstyle \perp}{-}$  10 %, Unless Otherwise Noted.

Symbol	Parameter		Min.	Typ.	Max.	Units
tøo	Clock Cycle Time	Test Condition	2		5	μs
ts	Input Set up Time		0.9			μs
t <sub>H</sub>	Input Hold Time		0.9			μs
tD	Output Delay Time	C <sub>L</sub> =50PF,R(Pull up)=50kΩ ,1TTL			1.8	μs
tINT	INT Low Level Pulse Width		4			Clock Cycle
t <sub>RST</sub>	RST Low Level Pulse Width		4			Clock Cycle



# TMP4320AP ELECTRICAL CHARACTERISTICS

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Item	Rating
v <sub>DD</sub>	V <sub>DD</sub> Supply Voltage	-0.5V to 7V
VIN	Input Voltage	-0.5V to 7V
V <sub>OUT1</sub>	Output Voltage (Except Open Drain Pins)	-0.5V to 7V
V <sub>OUT2</sub>	Output Voltage (Open Drain Pins)	-0.5V to 10V
I <sub>OUT1</sub>	Average Output Current (Except OT1,OT2)	4mA
I <sub>OUT2</sub>	Output Current (OT1, OT2)	30mA
PD	Power Dissipation (TA=70°C)	850mW
<sup>T</sup> SOLDER	Soldering Temperature (Soldering Time 10sec.)	260°C
T <sub>STG</sub>	Storage Temperature	-55°C to 125°C
TOPR	Operating Temperature	-10°C to 70°C

## DC CHARACTERISTICS

# TA=-10°C to 70°C, $V_{\rm DD}{=}5V$ $\pm$ 10 %, Unless Otherwise Noted

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Units
V <sub>IH1</sub>	Input High Voltage (INO, IN1	,IN2,I00,I01,RST)		2.2		V <sub>DD</sub>	V
V <sub>IH2</sub>	Input High Voltage (INT)			3.5		V <sub>DD</sub>	V
VIL	Input Low Voltage			0		0.6	V
V <sub>CH</sub>	Clock Input High Voltage (X $_{ m I}$	N)	External Drive	3.8		V <sub>DD</sub>	V
VCL	Clock Input Low Voltage (X $_{ m IN}$	)	External Drive	0		0.6	V
I <sub>IN1</sub>	Input Current (INO, INI, IN2)		VIN=VDD			20	μA
		Open Drain	V <sub>IN</sub> =V <sub>DD</sub>			20	υА
l <sub>IN2</sub>	N2 Input Current (IOO,IO1)	Pull up				-	-
I <sub>IL1</sub>	Input Low Current	Open Drain				-	-
	(100, 101)	Pull Up	V <sub>IN</sub> =0.6V			-1.6	mA
IIL2	Input Low Current(RST, INT)	I	V <sub>IN</sub> =0.6V	i		-0.1	mA
ILO	Output Lead Current	Open Drain	V <sub>OUT</sub> =V <sub>DD</sub>			20	şιA
	(010, 011, 012, 013)	Pull Up					-
V <sub>OH</sub>	Output High Voltage	Open Drain				-	-
	(Except X <sub>OUT</sub> )	Pull Up	I <sub>OH</sub> =-100uA	2.4			V
V <sub>OL</sub>	Output Low Voltage (Except X <sub>OUT</sub> ) (Note)		I <sub>OL</sub> =1.6mA			0.4	V
I DD	V <sub>DD</sub> Supply Current				40	80	mA



TMP4310AP	TMP4315BP
YELGENEY	CLOHER A
TMP4320AP	TMP4300C



Note: Output port OT1 and OT2 can sink large current. ( $\mathrm{I}_{\mathrm{OL}}.\mathrm{TYP}.\text{=}20\mathrm{mA}\text{,}$ V<sub>OL</sub>=2.0V)

While sinking large current, the output low voltage (V\_{OL}) limit

is the following value.

V<sub>OL</sub> Max.=0.5V (I<sub>OL</sub>=1.6mA)

AC CHARACTERISTICS Refer to TIMING WAVEFORMS (1).

TA=-10°C to 70°C, V<sub>DD</sub>=5V ± 10%, Unless Otherwise Noted.

and the second se		· · · · · · · · · · · · · · · · · · ·	The state of the s		and the second second second	
SYMBOL	Parameter	Test Conditions	Min.	Тур.	Max.	Units
tøo	Clock Cycle Time		. 2		5	μs
ts	Input Set up Time		0.9			μs
tH	Input Hold Time		0.9			μs
tD	Output Delay Time	C <sub>L</sub> =55pF,R(Pull up)=50KΩ,1TTL			1.8	μs
t <sub>INT</sub>	INT Low Level Pulse Width		4			Clock Cycle
t <sub>RST</sub>	RST Low Level Pulse Width	· · · · · · · · · · · · · · · · · · ·	4	1.1		Clock Cycle





## TMP4300C ELECTRICAL CHARACTERISTICS

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Item	Rating
V <sub>DD</sub>	V <sub>DD</sub> Supply Voltage	-0.5V to 7V
VIN	Input Voltage	-0.5V to 7V
V <sub>OUT1</sub>	Output Voltage (Except Oper Drain Pins)	-0.5V to 7V
V <sub>OUT2</sub>	Output Voltage (Open Drain Pins)	-0.5V to 10V
LOUT1	Average Output Current (Except OT1, OT2)	4mA
I <sub>OUT2</sub>	Output Current (OT1, OT2)	30mA
PD	Power Dissipation (TA=70°C)	1W
TSOLDER	Soldering Temperature (Soldering Time 10 sec.)	260°C
T <sub>STG</sub>	Storage Temperature	-55°C to 125°C
TOPR	Operating Temperature	-10°C to 70°C

DC CHARACTERISTICS

TA=-10°C to 70°C,  $V_{DD}$ =5V  $\pm$  10 % , Unless Otherwise Noted.

Symbol <sup>-</sup>	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V <sub>IH1</sub>	Input High Voltage (Except $\overline{\mathrm{INT}}$ , X $_{\mathrm{IN}}$ ) (Note)		2.2	* .	V <sub>DD</sub>	V
-V <sub>IH2</sub>	Input High Voltage (INT)		3.5		V <sub>DD</sub>	V
VIL	Input Low Voltage		0		0.6	V
V <sub>CH</sub>	Clock Input High Voltage (X <sub>IN</sub> )	External Drive	3.8		V <sub>DD</sub>	V
V <sub>CL</sub>	Clock Input Low Voltage (X <sub>IN</sub> )	External Drive	0		0.6	V
IIN	Input Current (Except RST, INT)	VIN=VDD			20	μA
I <sub>IL2</sub>	Input Low Current (RST, INT)	V <sub>IN</sub> =0.6V			-0.1	mA
ILO	Output Lead Current(OTO,OT1,OT2)	V <sub>OUT</sub> =V <sub>DD</sub>			20	μA
V <sub>OH</sub>	Output High Voltage (AO-AlO,CLK1)	I <sub>OH</sub> =-100uA	2.4			V
VOL	Output Low Voltage (Except X <sub>OUT</sub> ) (Note)	IOL=1.6mA			0.4	V
I <sub>DD</sub>	V <sub>DD</sub> Supply Current			70	120	mA

Note: Output Port OTl and OT2 can sink large current. (IoL TYP.=20mA,  $V_{\rm OL}$ =2.0V) While sinking large current, the Output Low Voltage ( $V_{\rm OL}$ ) limit and the Input High Voltage (VIH1) limit are the following values.

 $v_{OL}$  Max.=0.5V to 0.6V (I\_{OL}=1.6mA)  $v_{TH1}$  Min.=2.3V to 2.4V



TMP4310AP	TMP4315BP
TMP4320AP	TMP4300C

AC CHARACTERISTICS Refer to TIMING WAVEFORMS (1) (2).

TA=-10°C to 70°C,  $V_{\rm DD}{=}5V$   $\pm$  10 %, Unless Otherwise Noted.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units.
tøo	Clock Cycle Time		2		5	μs
ts	Input Set up Time		0.9			μs
t <sub>H</sub>	Input Hold Time		0.9			μs
tD	Output Delay Time	CL=50PF,R(Pull up)=50ka ,1 TTL			1.8	μs
t <sub>INT</sub>	INT Low Level Pulse Width		4			Clock Cycle
t <sub>RST</sub>	RST Low Level Pulse Width		4			Clock Cycle
t <sub>CD</sub>	Clock Output Delay Time	C <sub>L</sub> =50PF, 1 TIL			0.4	μs
t <sub>AD</sub>	Address Output Delay Time	C <sub>L</sub> =50PF, 1 TIL			0.95	μs
t <sub>IS</sub>	Instruction Input Set up Time		0.4			μs
t <sub>IH</sub>	Instruction Input Hold Time		0			μs
t <sub>IDS</sub>	ID Input Set up Time		0.4			μs
t <sub>IDH</sub>	ID Input Hold Time		0.95			μs



TMP4310AP	TMP4315BP
TMP4320AP	TMP4300C

# TIMING WAVEFORMS








## MASK ROM DATA TAPE FORMAT 50 or more characters of "NULL" - Leader When designated by mask option the characters of 'COMMENT" ----- Comment "MASK OPTION" are output with apostrophe. (CR) (LF) ----- Outputs symbolic names of bits of output port or input/ (PUNNNi) output port to which pull-up resistors are connected. (CR) (LF)Outputs symbolic names of bits to which pull-up resistors are connected PUNUNI Bit Name for all the bits of output port and input/output port which has Port Name been designated as mask option. Outputs six characters starting from the beginn-'COMMENT'' ----- Comment ing of character train defined by TTL statement of source program and two characters of serial number, with apostrophe. (When no TTL statement exist, six characters of space code and two characters of serial number are output.) --- Outputs "N8" which indicates that the data pattern is 8 bits N8; long. (The program data follow this code.) CR (LF ----- Outputs the program start address following "R", in four RXXXX ; frames of decimal ASCII code. ----- Data and check sum of the x <sub>xx</sub> p<sub>x</sub>; first address. X XX PX Check Sum ----- Data and check sum of the X XX PX; Number of data bits second address. having "1" is output -Data Two characters of eight

X <sub>XX</sub> P<sub>X</sub>; ----- Data and check sum of the (CR) (LF) eighth address. Two characters of eight bit data are output in two frames of hexadecimal ASCII codes.



 TMP4310AP
 TMP4315BP

 TMP4320AP
 TMP4300C

R XXXX ;	Nineth program address.
X <sub>XX</sub> P <sub>X</sub> ;	Data and check sum of the nineth address
• • • •	Outputs repetitively through the last data.
CR (LF)	
\$ • • •	Outputs symbol "\$" to indicate the end of program data. Trailer 50 or more characters of "NULL".